


## Low voltage high bandwidth quad SPDT switch



### Features

- Ultra low power dissipation:
  - $I_{CC} = 0.2 \mu A$  at  $T_A = 85 \text{ }^\circ C$
- Low on-resistance:
  - $R_{DS(on)} = 4.6 \Omega$  ( $T_A = 25 \text{ }^\circ C$ ) at  $V_{CC} = 4.3 \text{ V}$
  - $R_{DS(on)} = 5.8 \Omega$  ( $T_A = 25 \text{ }^\circ C$ ) at  $V_{CC} = 3.0 \text{ V}$
- Wide operating voltage range:
  - $V_{CC} (opr) = 1.65 \text{ V to } 4.3 \text{ V}$  single supply
- 4.3 V tolerant and 1.8 V compatible threshold on digital control input at  $V_{CC} = 2.3 \text{ V to } 3.0 \text{ V}$
- Typical bandwidth (-3 dB) at 800 MHz on all channels
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD performance exceeds JESD22
  - 2000-V human body model (A114-A)
- USB (2.0) high speed (480 Mbps) signal switching compliant

### Description

The **STG3692** is a high-speed CMOS low voltage quad analog SPDT (single pole dual throw) switch or 2:1 multiplexer /demultiplexer switch developed in silicon gate C2MOS technology. It is designed to operate from 1.65 V to 4.3 V, making this device ideal for portable applications.


The nSEL inputs are provided to control the switch. The switch S1 is ON (connected to common ports Dn) when the nSEL input is held high and OFF (high impedance state exists between the two ports) when SEL is held low; the switch S2 is ON (connected to common port D) when the nSEL input is held low and OFF (high impedance state exists between the two ports) when nSEL is held high. Additional key features are fast switching speed, break-before-make delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage.

Product status link	
<a href="#">STG3692</a>	
Product summary	
<b>Order code</b>	STG3692QTR
<b>Package</b>	QFN16L (2.6x1.8 mm)
<b>Packing</b>	Tape and reel

# 1 Pin settings

## 1.1 Pin connections

Figure 1. Pin connection (top through view)



## 1.2 Pin description

Table 1. Pin description

Pin	Symbol	Name and function
15,1	1S1, 1S2	Independent channels
4,6	2S1, 2S2	
7,9	3S1, 3S2	
12,14	4S1, 4S2	
16,5,8,13	D1, D2, D3, D4	Common channels
3, 10	1-2SEL, 3-4SEL	Control
2	V <sub>CC</sub>	Positive supply voltage
11	GND	Ground (0 V)

*Note:* Exposed pad must be soldered to a floating plane. Do not connect to power or ground.

## 2 Device summary

Figure 2. Input equivalent circuit




Table 2. Truth table

SEL	SWITCH S1	SWITCH S2
H	ON	OFF <sup>(1)</sup>
L	OFF <sup>(1)</sup>	ON

1. High impedance

### 3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	-0.5 to 5.5	V
$V_I$	DC input voltage	-0.5 to $V_{CC} + 0.5$	V
$V_{IC}$	DC control input voltage	-0.5 to 5.5	V
$V_O$	DC output voltage	-0.5 to $V_{CC} + 0.5$	V
$I_{IKC}$	DC input diode current on control pin ( $V_{SEL} < 0$ V)	-50	mA
$I_{IK}$	DC input diode current ( $V_{SEL} < 0$ V)	$\pm 50$	mA
$I_{OK}$	DC output diode current	$\pm 20$	mA
$I_O$	DC output current	$\pm 128$	mA
$I_{OP}$	DC output current peak (pulse at 1 ms, 10% duty cycle)	$\pm 300$	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ or ground current	$\pm 100$	mA
$P_D$	Power dissipation at $T_A = 70$ °C <sup>(1)</sup>	1120	mW
$T_{stg}$	Storage temperature	-65 to 150	°C
$T_L$	Lead temperature (10 s)	300	°C

1. Derate above 70 °C by 18.5 mW/C.

#### 3.1 Recommended operating conditions

**Table 4. Recommended operating conditions**

Symbol	Parameters	Value	Unit	
$V_{CC}$	Supply voltage	1.65 to 4.3	V	
$V_I$	Input voltage	0 to $V_{CC}$		
$V_{IC}$	Control input voltage	0 to 4.3		
$V_O$	Output voltage	0 to $V_{CC}$		
$T_{op}$	Operating temperature	-40 to 85	°C	
$dt/dv$	Input rise and fall time control input	$V_{CC} = 1.65$ V to 2.7 V	0 to 20	ns/V
		$V_{CC} = 3.0$ to 4.3 V	0 to 10	

## 4 Electrical characteristics

**Table 5. DC specifications**

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
V <sub>IH</sub>	High level input voltage	1.65 -1.95		0.65 V <sub>CC</sub>			0.65 V <sub>CC</sub>		V
		2.3-2.5		1.2			1.2		
		2.7-3.0		1.3			1.3		
		3.3-3.6		1.4			1.4		
		4.3		1.6			1.6		
V <sub>IL</sub>	Low level input voltage	1.65-1.95				0.25			V
		2.3-2.5				0.25			
		2.7-3.0				0.25			
		3.3-3.6				0.30			
		4.3				0.40			
R <sub>PEAK</sub>	Switch-on peak resistance	1.8	V <sub>S</sub> = 0 V to V <sub>CC</sub> , I <sub>S</sub> = 8 mA		12	16			Ω
		2.7			6.3	8			
		3			5.8	7.5			
		3.7			5	6.5			
		4.3			4.6	6.0			
R <sub>ON</sub>	Switch-on resistance	3	V <sub>S</sub> = 3 V, I <sub>S</sub> = 8 mA		4	5.2			Ω
		3	V <sub>S</sub> = 0.8 V, I <sub>S</sub> = 8 mA		5	6.5			
ΔR <sub>ON</sub>	ON-resistance match between channels <sup>(1)</sup>	1.8	V <sub>S</sub> @ R <sub>ON</sub> max., I <sub>S</sub> = 8 mA						Ω
		2.7							
		3			0.3				
		3.7							
		4.3							
R <sub>FLAT</sub>	ON-resistance flatness <sup>(2)</sup>	1.8	V <sub>S</sub> = 0 V to V <sub>CC</sub> , I <sub>S</sub> = 8 mA		6.6				Ω
		2.7			2				
		3			1.7				
		3.7			1.5				
		4.3			1.6				
I <sub>OFF</sub>	OFF-state leakage current (SN)	4.3	V <sub>S</sub> =0.3 V and V <sub>D</sub> =4 V or V <sub>S</sub> =4 V and V <sub>D</sub> =0.3 V			±20		±100	nA

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
I <sub>ON</sub>	ON-state leakage current (D)	4.3	V <sub>S</sub> =0.3 V and V <sub>D</sub> =4 V or V <sub>S</sub> =4 V and V <sub>D</sub> =0.3 V			±20		±100	nA
I <sub>SEL</sub>	SEL input leakage current	0 to 4.3	V <sub>SEL</sub> = 0 to 4.3 V			±0.1		±1	µA
I <sub>CC</sub>	Quiescent supply current	1.65 to 4.3	V <sub>SEL</sub> = V <sub>CC</sub> or GND			±0.1		±1	µA
I <sub>CCLV</sub>	Quiescent supply current low voltage driving	4.3	V <sub>1-2SEL</sub> , V <sub>3-4SEL</sub> = 1.65 V		±37	±50		±100	µA
			V <sub>1-2SEL</sub> , V <sub>3-4SEL</sub> = 1.80 V		±33	±40		±50	
			V <sub>1-2SEL</sub> , V <sub>3-4SEL</sub> = 2.60 V		±11	±20		±30	

1.  $\Delta R_{on} = \max. [mSN-nSN]$ , where  $m = 1..4$  and  $n = 1..4$ ,  $N = 1..2$
2. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

**Table 6. Analog switch characteristics (C<sub>L</sub> = 35 pF, R<sub>L</sub> = 50 Ω, t<sub>r</sub> = t<sub>f</sub> ≤ 5 ns)**

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	1.65 -1.95			0.3				ns
		2.3-2.7			0.3				
		3.0-3.3			0.25				
		3.6-4.3			0.25				
t <sub>ON</sub>	Turn-on time	1.65 -1.95	V <sub>S</sub> =0.8 V		31			ns	
		2.3-2.7	V <sub>S</sub> =1.5 V		20	26	34		
		3.0-3.3			15	20	26		
		3.6-4.3			12	15	20		
t <sub>OFF</sub>	Turn-off time	1.65 -1.95	V <sub>S</sub> =0.8 V		22		8	ns	
		2.3-2.7	V <sub>S</sub> =1.5 V		14	18	23		
		3.0-3.3			11	14	18		
		3.6-4.3			10	13	17		

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C		-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.	
t <sub>D</sub>	Break-before-make time delay	1.65-1.9	C <sub>L</sub> = 35 pF, R <sub>L</sub> = 50 Ω, V <sub>S</sub> = 1.5 V	1	7				ns
		5		1	5				
		2.3-2.7		1	4				
		3.0-3.3		1	3				
Q	Charge injection	1.65	C <sub>L</sub> = 100 pF, V <sub>GEN</sub> = 0 V, R <sub>GEN</sub> = 0 Ω		2.8			pC	
		2.3			3.5				
		3			3.8				
		4.3			5				

**Table 7. Analog switch characteristics (C<sub>L</sub> = 5 pF, R<sub>L</sub> = 50 Ω, T<sub>A</sub> = 25 °C)**

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C		-40 to 85 °C			
				Min.	Typ.	Max.	Min.	Max.	
OIRR	Off isolation <sup>(1)</sup>	1.65 -4.3	V <sub>S</sub> = 1 V <sub>RMS</sub> , f = 1 MHz, signal = 0 dBm		-79				dB
					-60				
X <sub>talk</sub>	Crosstalk	1.65 -4.3	V <sub>S</sub> = 1 V <sub>RMS</sub> , f = 1 MHz, signal = 0 dBm		-78			dB	
					-61				
B <sub>W</sub>	-3 dB bandwidth	3.0-4.3	R <sub>L</sub> = 50 Ω, signal = 0 dBm		800			MHz	
D <sub>G</sub>	Differential gain	3.0-4.3	R <sub>L</sub> = 150 Ω		0.64			%	
D <sub>P</sub>	Differential phase	3.0-4.3	R <sub>L</sub> = 150 Ω		0.1			deg	
C <sub>IN</sub>	Control pin input capacitance		V <sub>CC</sub> = 0 V		6.2			pF	
C <sub>ON</sub>	Sn port capacitance when switch is enabled	3.3	f = 1 MHz		12			pF	

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
C <sub>OFF</sub>	Sn port capacitance when switch is disabled	3.3	f = 1 MHz		5				pF

1. Off Isolation = 20 Log10 (V<sub>D</sub>/V<sub>S</sub>), V<sub>D</sub> = output. V<sub>S</sub> = input to off switch.

**Table 8. USB related AC electrical characteristics**

Symbol	Parameter	Test conditions		Value					Unit
		V <sub>CC</sub> (V)		T <sub>A</sub> = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
t <sub>SK(0)</sub>	Channel-to-channel skew	3.0 to 3.6	C <sub>L</sub> =10 pF		26				ps
t <sub>SK(P)</sub>	Skew of opposite transition of the same output	3.0 to 3.6	C <sub>L</sub> =10 pF		60				ps
T <sub>J</sub>	Total jitter	3.0 to 3.6	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF, t <sub>R</sub> = t <sub>F</sub> = 750 ps at 480 Mbps		130				ps



5 Test circuits

Figure 3. On-resistance




Figure 4. Bandwidth




Figure 5. Off leakage




Figure 6. On leakage




Figure 7. Channel-to-channel crosstalk




Figure 8. OFF isolation





Figure 9. Test circuits



- Note:
1.  $C_L = 5/35 \text{ pF}$  or equivalent: (includes jig capacitance)
  2.  $R_L = 50 \Omega$  or equivalent
  3.  $R_T = Z_{OUT}$  of pulse generator (typically  $50 \Omega$ )

Figure 10. Break-before-make time delay




Figure 11. Switching time and charge injection ( $V_{GEN} = 0\text{ V}$ ,  $R_{GEN} = 0\ \Omega$ ,  $R_L = 1\ \text{M}\Omega$ ,  $C_L = 100\ \text{pF}$ )





Figure 12. Turn-on, turn-off delay time




## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 6.1 QFN16L (2.6x1.8 mm) package information


Figure 13. QFN16L (2.6x1.8 mm) package outline




**Table 9. QFN16L (2.6x1.8 mm) package mechanical data**


Symbol	mm		
	Min.	Typ.	Max.
A	0.45	0.5	0.55
A1	0	0.02	0.05
A3		0.127	
b	0.15	0.2	0.25
D	2.55	2.6	2.65
D2	1.45	1.5	1.55
E	1.75	1.8	1.85
E2	0.65	0.7	0.75
e		0.4	
L	0.25	0.3	0.35

**Note:** VFQFPN - Standard for thermally enhanced very fine pitch quad flat package no leads. The leads size is comprehensive of the thickness of the leads finishing material. Dimensions do not include mold protrusion. Package outline exclusive of metal burrs dimensions. Shipping media tape and reel units: 3000.

**Figure 14. QFN16L (2.6x1.8 mm) recommended footprint**


**6.2 QFN16L (2.6x1.8 mm) packing information**
**Figure 15. QFN16L (2.6x1.8 mm) carrier tape**

**Figure 16. QFN16L (2.6x1.8 mm) reel**

- 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE  $\pm 0.20$





## Revision history

**Table 10. Document revision history**

Date	Version	Changes
11-Oct-2006	1	Initial release.
08-Nov-2006	2	Added feature in cover page.
08-Jan-2007	3	Mechanical data updated.
03-Jul-2007	4	C <sub>ON</sub> and C <sub>OFF</sub> values updated on Table 8 on page 8.
05-May-2010	5	Document reformatted no content change.
30-Jun-2010	6	Update of product maturity.
14-Oct-2019	7	Updated <a href="#">Section 5 Test circuits</a> .

## Contents

<b>1</b>	<b>Pin settings</b> .....	<b>2</b>
1.1	Pin connections.....	2
1.2	Pin description.....	2
<b>2</b>	<b>Device summary</b> .....	<b>3</b>
<b>3</b>	<b>Maximum ratings</b> .....	<b>4</b>
3.1	Recommended operating conditions.....	4
<b>4</b>	<b>Electrical characteristics</b> .....	<b>5</b>
<b>5</b>	<b>Test circuits</b> .....	<b>9</b>
<b>6</b>	<b>Package information</b> .....	<b>14</b>
6.1	QFN16 (2.6x1.8 mm) package information.....	14
6.2	QFN16L (2.6x1.8 mm) packing information.....	15
	<b>Revision history</b> .....	<b>17</b>

## List of tables

<b>Table 1.</b>	Pin description . . . . .	2
<b>Table 2.</b>	Truth table . . . . .	3
<b>Table 3.</b>	Absolute maximum ratings . . . . .	4
<b>Table 4.</b>	Recommended operating conditions . . . . .	4
<b>Table 5.</b>	DC specifications . . . . .	5
<b>Table 6.</b>	Analog switch characteristics ( $C_L = 35 \text{ pF}$ , $R_L = 50 \Omega$ , $t_r = t_f \leq 5 \text{ ns}$ ) . . . . .	6
<b>Table 7.</b>	Analog switch characteristics ( $C_L = 5 \text{ pF}$ , $R_L = 50 \Omega$ , $T_A = 25 \text{ }^\circ\text{C}$ ) . . . . .	7
<b>Table 8.</b>	USB related AC electrical characteristics . . . . .	8
<b>Table 9.</b>	QFN16L (2.6x1.8 mm) package mechanical data . . . . .	15
<b>Table 10.</b>	Document revision history . . . . .	17

## List of figures

<b>Figure 1.</b>	Pin connection (top through view) . . . . .	2
<b>Figure 2.</b>	Input equivalent circuit . . . . .	3
<b>Figure 3.</b>	On-resistance . . . . .	9
<b>Figure 4.</b>	Bandwidth . . . . .	9
<b>Figure 5.</b>	Off leakage . . . . .	10
<b>Figure 6.</b>	On leakage . . . . .	10
<b>Figure 7.</b>	Channel-to-channel crosstalk . . . . .	11
<b>Figure 8.</b>	OFF isolation . . . . .	11
<b>Figure 9.</b>	Test circuits . . . . .	12
<b>Figure 10.</b>	Break-before-make time delay . . . . .	12
<b>Figure 11.</b>	Switching time and charge injection ( $V_{GEN} = 0\text{ V}$ , $R_{GEN} = 0\ \Omega$ , $R_L = 1\ \text{M}\Omega$ , $C_L = 100\ \text{pF}$ ) . . . . .	13
<b>Figure 12.</b>	Turn-on, turn-off delay time . . . . .	13
<b>Figure 13.</b>	QFN16L (2.6x1.8 mm) package outline . . . . .	14
<b>Figure 14.</b>	QFN16L (2.6x1.8 mm) recommended footprint . . . . .	15
<b>Figure 15.</b>	QFN16L (2.6x1.8 mm) carrier tape . . . . .	16
<b>Figure 16.</b>	QFN16L (2.6x1.8 mm) reel . . . . .	16

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved